Login Paper Search My Schedule Paper Index Help

My ICASSP 2020 Schedule

Note: Your custom schedule will not be saved unless you create a new account or login to an existing account.
  1. Create a login based on your email (takes less than one minute)
  2. Perform 'Paper Search'
  3. Select papers that you desire to save in your personalized schedule
  4. Click on 'My Schedule' to see the current list of selected papers
  5. Click on 'Printable Version' to create a separate window suitable for printing (the header and menu will appear, but will not actually print)
Click on the icon to view the manuscript on IEEE XPlore in the IEEE ICASSP 2020 Open Preview.

Clicking on the Add button next to a paper title will add that paper to your custom schedule.
Clicking on the Remove button next to a paper will remove that paper from your custom schedule.

WE2.I: Array-based Architectures for Energy-efficient Signal Processing Systems

Session Type: Lecture
Time: Wednesday, 6 May, 11:30 - 13:30
Location: On-Demand
Session Chairs: Satyajit Das, Indian Insitute of Technology (IIT) Palakkad and Philippe Coussy, Université de Bretagne-Sud
 
   WE2.I.1: EXPLORING ENERGY EFFICIENT QUANTUM-RESISTANT SIGNAL PROCESSING USING ARRAY PROCESSORS
         Hamid Nejatollahi; University of California, Irvine
         Sina Shahhosseini; University of California, Irvine
         Rosario Cammarota; Intel AI, Privacy and Security Research
         Nikil Dutt; University of California, Irvine
 
   WE2.I.2: DMAZERUNNER: OPTIMIZING CONVOLUTIONS ON DATAFLOW ACCELERATORS
         Shail Dave; Arizona State University
         Aviral Shrivastava; Arizona State University
         Youngbin Kim; Yonsei University
         Sasikanth Avancha; Intel
         Kyoungwoo Lee; Yonsei University
 
   WE2.I.3: EXPLORATION METHODOLOGY FOR BTI-INDUCED FAILURES ON RRAM-BASED EDGE AI SYSTEMS
         Alexandre Levisse; Embedded Systems Laboratory (ESL) EPFL
         Marco Rios; Embedded Systems Laboratory (ESL) EPFL
         Miguel Peon; Embedded Systems Laboratory (ESL) EPFL
         David Atienza; Embedded Systems Laboratory (ESL) EPFL
 
   WE2.I.4: TIME-PREDICTABLE SOFTWARE-DEFINED ARCHITECTURE WITH SDF-BASED COMPILER FLOW FOR 5G BASEBAND PROCESSING
         Vanchinathan Venkataramani; National University of SIngapore
         Bruno Bodin; National University of SIngapore
         Aditi Kulkarni; National University of SIngapore
         Tulika Mitra; National University of SIngapore
         Li-Shiuan Peh; National University of SIngapore
 
   WE2.I.5: ACCELERATING LINEAR ALGEBRA KERNELS ON A MASSIVELY PARALLEL RECONFIGURABLE ARCHITECTURE
         Anuraag Soorishetty; Arizona State University
         Jian Zhou; Arizona State University
         Subhankar Pal; University of Michigan
         David Blaauw; University of Michigan
         Hun-Seok Kim; University of Michigan
         Trevor Mudge; University of Michigan
         Ronald Dreslinski; University of Michigan
         Chaitali Chakrabarti; Arizona State University
 
   WE2.I.6: ENERGY EFFICIENT ACCELERATION OF FLOATING POINT APPLICATIONS ONTO CGRA
         Satyajit Das; Indian Institute of Technology Palakkad
         Rohit Prasad; Universite Bretagne-Sud
         Kevin J. M. Martin; Universite Bretagne-Sud
         Philippe Coussy; Universite Bretagne-Sud