SS-SPS-4.6

Low-pass maximally flat IIR digital differentiator design with arbitrary flatness degree

Takashi Yoshida, Tokyo Metropolitan College of Industrial Technology, Japan

Session:
Digital Filters and Its Applications

Track:
Signal Processing Systems: Design and Implementation (SPS)

Session Time:
Fri, 17 Dec, 13:00 - 15:00 Japan Standard Time (UTC +9)
Fri, 17 Dec, 04:00 - 06:00 Coordinated Universal Time
Thu, 16 Dec, 23:00 - 01:00 Eastern Standard Time (UTC -4)
Thu, 16 Dec, 20:00 - 22:00 Pacific Standard Time (UTC -7)

Session Co-Chairs:
Shunsuke Yamaki, Tohoku University and Kenji Suyama, Tokyo Denki University
Presentation
Not logged in.
Discussion
Not logged in.
Resources
Not logged in.