My ICASSP 2020 Schedule
Note: Your custom schedule will not be saved unless you create a new account or login to an existing account.
- Create a login based on your email (takes less than one minute)
- Perform 'Paper Search'
- Select papers that you desire to save in your personalized schedule
- Click on 'My Schedule' to see the current list of selected papers
- Click on 'Printable Version' to create a separate window suitable for printing (the header and menu will appear, but will not actually print)
Paper Detail
| Paper ID | FR3.I.8 |
| Paper Title |
CAN EVERY ANALOG SYSTEM BE SIMULATED ON A DIGITAL COMPUTER? |
| Authors |
Holger Boche, Volker Pohl, Technische Universität München, Germany |
| Session | FR3.I: Design and Implementation of Emerging Signal Processing Systems |
| Location | On-Demand |
| Session Time: | Friday, 08 May, 15:15 - 17:15 |
| Presentation Time: | Friday, 08 May, 15:15 - 17:15 |
| Presentation |
Poster
|
| Topic |
Design and Implementation of Signal Processing Systems: [DIS-ARCH] Algorithm and architecture co-optimization |
| IEEE Xplore Open Preview |
Click here to view in IEEE Xplore |