Technical Program

Paper Detail

Paper IDDIS-L1.2
Paper Title DMAZERUNNER: OPTIMIZING CONVOLUTIONS ON DATAFLOW ACCELERATORS
Authors Shail Dave, Aviral Shrivastava, Arizona State University, United States; Youngbin Kim, Yonsei University, Korea (South); Sasikanth Avancha, Intel, India; Kyoungwoo Lee, Yonsei University, Korea (South)
SessionDIS-L1: Array-based Architectures for Energy-efficient Signal Processing Systems
LocationOn-Demand
Session Time:Wednesday, 06 May, 11:30 - 13:30
Presentation Time:Wednesday, 06 May, 11:50 - 12:10
Presentation Lecture
Topic Design and Implementation of Signal Processing Systems: [DIS-ARCH] Algorithm and architecture co-optimization
IEEE Xplore Open Preview  Click here to view in IEEE Xplore
Virtual Presentation  Click here to watch in the Virtual Conference