Login Paper Search My Schedule Paper Index Help

My ICASSP 2019 Schedule

Note: Your custom schedule will not be saved unless you create a new account or login to an existing account.
  1. Create a login based on your email (takes less than one minute)
  2. Perform 'Paper Search'
  3. Select papers that you desire to save in your personalized schedule
  4. Click on 'My Schedule' to see the current list of selected papers
  5. Click on 'Printable Version' to create a separate window suitable for printing (the header and menu will appear, but will not actually print)

Clicking on the Add button next to a paper title will add that paper to your custom schedule.
Clicking on the Remove button next to a paper will remove that paper from your custom schedule.

DISPS-P1: Design and Implementation of Emerging Signal Processing Systems: Machine Learning / Neuromorphic Computing / IoT

Session Type: Poster
Time: Thursday, May 16, 08:00 - 10:00
Location: Poster Area J, West Bar, First Floor
Session Chair: John McAllister, Queen's University Belfast
 
  DISPS-P1.1: COMPRESSING DEEP NEURAL NETWORKS USING TOEPLITZ MATRIX: ALGORITHM DESIGN AND FPGA IMPLEMENTATION
         Siyu Liao; Rutgers University
         Ashkan Samiee; California State University
         Chunhua Deng; Rutgers University
         Yu Bai; California State University
         Bo Yuan; Rutgers University
 
  DISPS-P1.2: A LOW-LATENCY SPARSE-WINOGRAD ACCELERATOR FOR CONVOLUTIONAL NEURAL NETWORKS
         Haonan Wang; Nanjing University
         Wenjian Liu; Nanjing University
         Tianyi Xu; Nanjing University
         Jun Lin; Nanjing University
         Zhongfeng Wang; Nanjing University
 
  DISPS-P1.3: WORKLOAD-AWARE AUTOMATIC PARALLELIZATION FOR MULTI-GPU DNN TRAINING
         Sungho Shin; Seoul National University
         Youngmin Jo; Seoul National University
         Jungwook Choi; IBM Research AI
         Swagath Venkataramani; IBM Research AI
         Vijayalakshmi Srinivasan; IBM Research AI
         Wonyong Sung; Seoul National University
 
  DISPS-P1.4: OBJECT AND TEXT-GUIDED SEMANTICS FOR CNN-BASED ACTIVITY RECOGNITION
         Sungmin Eum; Booz Allen Hamilton / U.S. Army Research Lab
         Christopher Reale; Unaffiliated
         Heesung Kwon; U.S. Army Research Laboratory
         Claire Bonial; U.S. Army Research Laboratory
         Clare Voss; U.S. Army Research Laboratory
 
  DISPS-P1.5: BLIND MOTION DEBLURRING VIA INCEPTIONRESDENSENET BY USING GAN MODEL
         Ze-Ming Chen; National Tsing Hua University
         Long-Wen Chang; National Tsing Hua University
 
  DISPS-P1.6: REDUCED-COMPLEXITY DEEP NEURAL NETWORK-AIDED CHANNEL CODE DECODER: A CASE STUDY FOR BCH DECODER
         Chunhua Deng; Rutgers University
         Siyu Liao; Rutgers University
         Bo Yuan; Rutgers University
 
  DISPS-P1.7: ENHANCING BEAMFORMED FINGERPRINT OUTDOOR POSITIONING WITH HIERARCHICAL CONVOLUTIONAL NEURAL NETWORKS
         Joao Gante; INESC-ID, IST, Universidade de Lisboa
         Gabriel Falcao; Instituto de Telecomunicacoes (IT)
         Leonel Sousa; INESC-ID, IST, Universidade de Lisboa
 
  DISPS-P1.8: ENHANCING ACOUSTIC SENSORY RESPONSIVENESS BY EXPLOITING BIO-INSPIRED FEEDBACK COMPUTATION
         José Guerreiro; University of Strathclyde
         Joseph Jackson; University of Strathclyde
         James Windmill; University of Strathclyde
 
  DISPS-P1.9: VARIANCE PRESERVING INITIALIZATION FOR TRAINING DEEP NEUROMORPHIC PHOTONIC NETWORKS WITH SINUSOIDAL ACTIVATIONS
         Nikolaos Passalis; Aristotle University of Thessaloniki
         George Mourgias-Alexandris; Aristotle University of Thessaloniki
         Apostolos Tsakyridis; Aristotle University of Thessaloniki
         Nikos Pleros; Aristotle University of Thessaloniki
         Anastasios Tefas; Aristotle University of Thessaloniki
 
  DISPS-P1.10: A SPIKING NEURAL NETWORK APPROACH TO AUDITORY SOURCE LATERALISATION
         Robert Luke; Macquarie University
         David McAlpine; Macquarie University
 
  DISPS-P1.11: EFFICIENT SIGNAL RECONSTRUCTION VIA DISTRIBUTED LEAST SQUARE OPTIMIZATION ON A SYSTOLIC FPGA ARCHITECTURE
         Muya Chang; Georgia Institute of Technology
         Samantak Gangopadhyay; Georgia Institute of Technology
         Tomer Hamam; Georgia Institute of Technology
         Justin Romberg; Georgia Institute of Technology
         Arijit Raychowdhury; Georgia Institute of Technology
 
  DISPS-P1.12: LORA DIGITAL RECEIVER ANALYSIS AND IMPLEMENTATION
         Reza Ghanaatian; École Polytechnique Fédérale de Lausanne
         Orion Afisiadis; École Polytechnique Fédérale de Lausanne
         Matthieu Cotting; École Polytechnique Fédérale de Lausanne
         Andreas Burg; École Polytechnique Fédérale de Lausanne